

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box. 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/603,929	603,929 06/26/2003		Dong Hoon Lee	041501-5581	3404	
9629	7590	09/30/2005		EXAMINER		
MORGAN	LEWIS &	& BOCKIUS LLP	NGUYEN, THANH T			
1111 PENNSYLVANIA AVENUE NW WASHINGTON, DC 20004				ART UNIT	ART UNIT PAPER NUMBER	
WASHING	ION, DC	20004		2813		

DATE MAILED: 09/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/603,929	LEE ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thanh T. Nguyen	2813				
The MAILING DATE of this communication ap	1	l l				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep If NO period for reply secified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be ti ly within the statutory minimum of thirty (30) da will apply and will expire SIX (6) MONTHS fron e, cause the application to become ABANDON	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 9/12	2/05.					
, _ · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) Claim(s) 1-22 is/are pending in the application 4a) Of the above claim(s) 1-8 is/are withdrawn 5) Claim(s) is/are allowed. 6) Claim(s) 9-22 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o Application Papers 9) The specification is objected to by the Examination The drawing(s) filed on is/are: a) acceptable application.	from consideration. or election requirement.	Eveminer				
Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).				
11) The oath or declaration is objected to by the E						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applica prity documents have been receiv au (PCT Rule 17.2(a)).	tion No red in this National Stage				
Attachment(s)	n□	(DTO 448)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 	4) Interview Summar Paper No(s)/Mail [5) Notice of Informal 6) Other:					

Application/Control Number: 10/603,929

Art Unit: 2813

DETAILED ACTION

Request for Continued Examination

The request filed on 9/12/05 for a Request for Continued Examination (RCE) under 37 CFR 1.114 is acceptable and an RCE has been established. An action on the RCE follows.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 9-13, 18-19, 21-22 are stand rejected under 35 U.S.C. 102(e) as being anticipated by Iwakabe et al. (U.S. Patent Publication No. 2002/0004108), previously applied.

Referring to figures 3, Iwakabe et al. teaches a method of fabricating a contact line structure for a liquid crystal display device, comprising:

forming a metal line (d1, figure 3) on an array substrate;

forming a silicide layer (SD1(d1), see paragraph# 142) on the metal line direct contact (a silicide metal line is made of silicide metal (MoSi, TiSi, TaSi, WSi, see paragraph# 138, 142) with at least a first surface portion of the metal line;

Page 3

forming an insulating layer (PSV, see paragraph# 149) having a contact hole (see figure 3) exposing a first portion of the silicide layer, and

forming a transparent conducting terminal (PX (ITO2), see paragraph# 151) in and on the contact hole,

wherein the insulating layer is adjacent to the contact hole (see figure 3).

Regarding to claim 10, wherein the steps of forming the metal line and the silicide layer include: depositing a metal material (d1) see paragraph# 121) on the array substrate;

forming the silicide layer (SD1(d1), see paragraph# 142, figure 3) on the metal material; and

forming the metal line (d1), see figure 3) by etching the silicide layer and the metal material.

Regarding to claim 11, wherein the steps of forming the metal line and the silicide layer include: depositing a metal material (d1) see paragraph# 121)) on the array substrate;

forming the metal line (d1), see figure 3) by etching the metal material; and forming the silicide layer (SD1(d1), see figure 3) to cover the first portion of the metal line.

Regarding to claim 12, wherein the step of forming the silicide layer is performed before the step of forming an insulating layer (see figure 3).

Application/Control Number: 10/603,929

Art Unit: 2813

Regarding to claim 13, wherein the metal line includes one of chrome Cr, molybdenum Mo, tungsten W, titanium Ti, tantalum Ta, and a conductive metal alloy (see paragraph# 121).

Regarding to claim 18, wherein the transparent conducting terminal includes a transparent conducting oxide (ITO2, see figure 3).

Regarding to claim 19, wherein the step of forming a metal line includes simultaneous steps of forming a gate line (GL) arranged along a first direction on the array substrate, forming a gate electrode (GT) protruding from the gate line, and forming a storage lower electrode in a storage capacitor region (CSTG, paragraph# 76) of an adjacent gate line (see figures 1-4).

Regarding to claim 21, wherein the transparent conducting terminal (ITO2) is a gate pad terminal (GTM) see figure 8a-8b, see paragraph# 216).

Regarding to claim 22, wherein the step of forming a gate pad terminal (GTM)includes simultaneously forming a data pad terminal and a pixel electrode (PX) (see figure 1, paragaraph# 97).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 14-17, 20 are stand rejected under 35 U.S.C. 103(a) as being unpatentable over Iwakabe et al. (U.S. Patent Publication No. 2002/0004108) as applied to claims 9-13, 18-19, 21-

Art Unit: 2813

22 above in view of Admitted Prior Art of the Present Invention (pages 2-7) and Chowdhury (U.S. patent No. 6,268,289), previously applied.

Iwakabe et al. teaches all of the limitations as described in the claimed invention above. However, the reference does not teach forming the metal line and the silicide layer by forming the metal line by etching the silicide layer and the metal material, forming a silicide layer includes a plasma process using a silane group gas containing silicon, the plasma process is performed at a power of about 100Watt or less, a pressure of about 110Pa, a temperature of about 250°C to about 500°C, and a gas flow of about 100SCCM or less, the silane group gas is one of SiH₄, Si₂H₆, and Si₃H₈, the insulating layer includes one of an organic insulating material group containing Benzocyclobutene (BCB) or a photoacrylic resin, forming a gate insulating layer on the gate electrode, forming an active layer on the gate insulating layer above the gate electrode, forming a data line perpendicular to the gate line to define a pixel region, simultaneously forming a data pad at one end of the data line, and forming a source electrode above the gate electrode to overlap with a first side of the active layer when forming the data line; and simultaneously forming a drain electrode to overlap a second side of the active layer at a fixed interval apart from the source electrode, and forming the storage upper electrode in the storage capacitor region of the adjacent gate line when forming the data line.

The Admitted Prior Art of the Present Invention (pages 2-7) teaches the insulating layer includes one of an organic insulating material group containing Benzocyclobutene (BCB) or a photoacrylic resin (see paragraph#8). The Admitted Prior Art of the Present Invention (pages 2-7) also teaches forming a gate insulating layer (see para# 6) on the gate electrode (11b); forming an active layer (13) on the gate insulating layer above the gate electrode; forming a data line (14)

perpendicular to the gate line to define a pixel region (see para# 7); simultaneously forming a data pad (17a/17b, para# 8) at one end of the data line, and forming a source electrode (14b, para# 7) above the gate electrode to overlap with a first side of the active layer when forming the data line; and simultaneously forming a drain electrode (14c, para# 7) to overlap a second side of the active layer at a fixed interval apart from the source electrode, and forming the storage upper electrode in the storage capacitor region of the adjacent gate line when forming the data line.

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would forming the insulating layer by using organic material group containing Benzocyclobutene (BCB) or a photoacrylic resin, and the pixel array regions of an array substrate in process of Iwakabe et al. as taught by the admitted prior art because the process is known in the art to form a display device to improve image quality, such as fineness, brightness, and large-size.

Chowdhury et al. teaches forming a silicide layer includes a plasma process using a silane group gas containing silicon, wherein the silane group gas is one of SiH_4 , Si_2H_6 , and Si_3H_8 (see col. 6, lines 5-16).

Therefore, it would have been obvious to one of ordinary skill in the requisite art at the time of the invention was made would forming a silicide layer by using plasma silane (SiH4) in process of Iwakabe et al. as taught by Chowdhury et al. because the process would forming a silicide layer only on selective region of the semiconductor device.

The power range, pressure, the temperature range, the flowrate range are considered to involve routine optimization while has been held to be within the level of ordinary skill in the art.

Application/Control Number: 10/603,929

Art Unit: 2813

As noted in In re Aller, the selection of reaction parameters such as temperature and concentration would have been obvious:

Normally, it is to be expected that a change in temperature, or in concentration, or in both, would be an unpatentable modification. Under some circumstances, however, changes such as these may impart patentability to a process if the particular ranges claimed produce a new and unexpected result which is different in kind and not merely degree from the results of the prior art...such ranges are termed Acritical ranges and the applicant has the burden of proving such criticality.... More particularly, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation.

In re Aller 105 USPQ233, 255 (CCPA 1955). See also In re Waite 77 USPQ 586 (CCPA 1948); In re Scherl 70 USPQ 204 (CCPA 1946); In re Irmscher 66 USPQ 314 (CCPA 1945); In re Norman 66 USPQ 308 (CCPA 1945); In re Swenson 56 USPQ 372 (CCPA

1942); In re Sola 25 USPO 433 (CCPA 1935); In re Dreyfus 24 USPO 52 (CCPA 1934).

Therefore, one of ordinary skill in the requisite art at the time the invention was made would have used any power range, pressure, the temperature range, the flowrate range suitable to the method in process of Iwakabe et al. in order to optimize the process.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (571) 272-1695, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:00AM to 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached on (571) 272-1702. The fax phone number for this Group is (703) 872-9306.

Art Unit: 2813

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956 (See MPEP 203.08).

Thanh Nguyen

Patent Examiner

Patent Examining Group 2800

TTN